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Abstract It has recently been shown that optical re-
flection gratings fabricated directly into an atom chip
provide a simple and effective way to trap and cool sub-
stantial clouds of atoms [1,2]. In this article we describe
how the gratings are designed and micro-fabricated and
we characterise their optical properties, which determine
their effectiveness as a cold atom source. We use simple
scalar diffraction theory to understand how the morphol-
ogy of the gratings determines the power in the diffracted
beams.
1 Introduction
Atom chips are microfabricated devices which control
and manipulate ultracold atoms in a small, integrated
package. Because they provide a convenient way to trap [3,
4,5], guide [6,7] and detect atoms [8], atom chips are be-
coming increasingly important for clocks [9], Bose-Einstein
condensates [10,11], matter wave interferometers [12,4,
13], and quantum metrology [14]. In recent years there
has been great progress towards integrating a wide range
of optical, electric and magnetic elements into atom chips,
but the magneto-optical trap (MOT) [15,16] - the ele-
ment responsible for initial capture and cooling of the
atoms - has remained external to the chip.
Following [17], an early attempt to integrate the MOT
used deep pyramidal mirrors etched into a thick silicon
substrate. These manipulate a single incident laser beam
into the overlapping beams required by a MOT. With
beams of small size L, the number of atoms captured
scales as L6 [5], a dependence that rolls over to L3.6 as
the size increases to some centimeters [15]. The large
pyramids favoured by this scaling are not compatible
with the normal 500µm thickness of a silicon wafer. Al-
though thick wafers are available, days of etching are
needed to make pyramids of mm size and additional
polishing is required to achieve optical quality surfaces
[4,18,19]. For these reasons the integrated pyramid is
unsuitable for applications requiring more than ∼ 104
atoms. Fig. 1 illustrates a recent extension of this idea
where the MOT beams are now formed using microfabri-
cated diffraction gratings, which replace the sloping walls
of the pyramid [20,21]. The gratings are easily fabricated
on any standard substrate material, and can readily be
made on the centimeter scale. This allows the MOT to
capture up to 108 atoms above the surface of the chip,
where they can be conveniently transferred to magnetic
traps [6]. Because they only need a small depth of etch-
ing, the gratings preserve the 2D nature of the structure
and sit comfortably with other elements on the chip.
Alternatively, for devices that only require the reliable
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Fig. 1 Principle of the grating chips. A normally-incident
laser beam of intensity Iin is diffracted by metal reflection
gratings, written into the surface of a chip, to make first order
beams of intensity I|m|=1. Together, these beams provide the
light required for trapping in the magnetic quadrupole field.
The angular momentum of the input beam, indicated by the
blue arrow, is opposite to the local magnetic field direction,
and the helicity of the light is well preserved after diffraction.
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Fig. 2 One-dimensional grating chips of three-fold radial
symmetry, used to make 4-beam integrated MOTs. Red ar-
rows indicate the diffracted beams used for trapping. Chip
A is made by optical lithography, while chip B (shown mag-
nified) is patterned by e-beam lithography. Insets: Scanning
electron microscope images of the grating lines.
production of a MOT, the grating chip can be placed
outside the wall of a glass cell and used to trap atoms
on the inside.
Figure 2 shows two 1D-grating MOT chips which
have already been demonstrated [1]. Chip A has three
square grating areas arranged symmetrically to leave a
plane area in the centre. Chip B has the same geometry,
but the grating pattern covers the whole surface and,
in particular, extends all the way to the centre. In this
article we describe the design and fabrication of each
chip and compare the expected and measured optical
properties of each. The article is organised as follows.
In Sec. 2 we outline the simple scalar diffraction model
that we used to design the chips. Section 3 describes
how the gratings were fabricated. In Sec. 4 we measure
the dimensions of the fabricated gratings and the optical
properties of the diffracted beams, and we compare the
performance achieved with the theoretical expectations.
Finally in Sec. 5 we summarise our findings.
2 Design of the chips
The atoms trapped by the MOT are held by optical scat-
tering forces in the presence of a magnetic quadrupole
field. Ideally, these forces should sum to zero at the cen-
tre of the quadrupole, which can be achieved by appro-
priate choices of intensity and polarisation of the light.
The chips described here have symmetry that automati-
cally balances the forces parallel to the surface, but bal-
ance in the normal direction has to be designed. Let the
incident power Pin over an area A of the chip produce
power ηPin in each diffracted beam. The corresponding
intensity is Idiff = ηPin/(A cos θ), where θ is the an-
gle to the normal, as shown in Fig. 1. With N diffracted
beams participating in the MOT, the total intensity con-
tributing to the upward force isNIdiff cos θ = NηPin/A =
NηIin. The vertical balance of intensities therefore re-
quires Nη = 1. For chips A and B in Fig. 2, which
use three diffracted beams, this condition becomes η =
1/3 [21]. In practice, the optimum diffracted intensity
T r d
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θ
Fig. 3 Ideallised diffraction grating profile, with period d,
duty factor r, and depth T . S represents the effective length
of the bottom facet, which is shortened because some light
is shadowed by the step. Normally incident light is diffracted
at an angle θ.
is somewhat higher because the polarisations of the up-
ward and downward beams are not the same.
To estimate the power diffracted from our gratings,
we approximate them by the ideal profile shown in Fig. 3.
The elementary period d contains a top face of width rd
and a bottom face of width (1 − r)d that is lower by a
depth T . Light diffracted at an angle θ from the lower
face is shadowed by the step, so that the effective width
of the face is S = (1−r)d−T tan θ. The phase difference
between rays coming from the centre of the top surface
and the centre of the effective bottom surface is
φ = k
[
1
2
(d− T tan θ) sin θ − T (1 + cos θ)
]
, (1)
where k = 2pi/λ and λ is the wavelength of the light.
With a normally incident field Ein, and assuming power
reflectivity ρ, the diffracted field at (large) distance R is
approximated by the Fraunhofer integral.
E(θ)
Ein
=
√
ρ√
Rλ
[∫ rd/2
−rd/2
dx eikx sin θ + eiφ
∫ S/2
−S/2
dx eikx sin θ
]
×
(
N∑
n=1
eiknd sin θ
)
. (2)
Here, the first line describes the diffraction from one el-
ementary unit of the grating, as illustrated in Fig. 3,
while the last factor sums over the contribution from all
N grating periods.
The intensity distribution, obtained by squaring equa-
tion (2), has a comb of narrow peaks coming from the
grating factor, with maxima at the Bragg angles given by
sin θ = mλ/d, where m is an integer. Because many lines
of the grating are illuminated, the single-period factor is
essentially constant over the small angular spread across
one of the Bragg peaks. This makes it straightforward
to integrate across the mth Bragg peak to find the total
diffracted power Pm in that order. The result is
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Fig. 4 Power in a single diffraction order, normalised to the incident power and plotted as a function of duty factor r and
grating depth T divided by wavelength λ. Reflectivity is taken to be ρ = 1. (a) The zero-order case given by Eq. (5). This
is the region near minimum power, where r ' 1/2 and T ' λ/4. The minimum is wide enough to forgive minor fabrication
errors. (b) Fraction of power in the m = +1 order of chip A, calculated from Eq. (4) with d = 1.19µm and λ = 780 nm. (c)
Fraction of power in the m = +1 order of chip B, calculated from Eq. (4) with d = 1.48µm and λ = 780 nm.
Pm
Pin
=
ρ
d2
∣∣∣∣∣
∫ rd/2
−rd/2
dx ei2pimx/d + eiφ
∫ S/2
−S/2
dx ei2pimx/d
∣∣∣∣∣
2
,
(3)
Pin being the power incident on the N illuminated lines
of the grating. Evaluating these integrals,
Pm
Pin
=
ρ
m2pi2
[ sin2 (mpir) + sin2 (mpiS/d)
+ 2 cos (φ) sin (mpir) sin (mpiS/d) ] .
(4)
Let us first consider diffraction into the m = 0 order
- i.e. retro-reflection of the incident beam. This needs
to be avoided as a strong upward beam of the wrong
polarisation is detrimental to the MOT [1]. For chip A
there is a plane surface in the central region, which can
either be cut away to leave an aperture, or coated with an
absorbing layer. For chip B, where the grating structure
runs all the way into the middle, the retro-reflection can
be suppressed instead by a suitable choice of the grating
parameters. On using Eq. (1) to eliminate φ, Eq. (4)
gives
P0
Pin
= ρ
[
1 + 2r(r − 1)
(
1− cos
(
4piT
λ
))]
. (5)
This goes to zero when r = 12
(
1 + itan (2piT/λ)
)
. Since r
must be real we require tan (2piT/λ) =∞, which leaves
r = 12 . It is desirable to minimise the depth T so that
S remains as large as possible for the first diffraction
order. We therefore choose T = λ/4. Fig. 4(a) shows
how P0/Pin varies when r and T deviate from this ideal
condition, as they inevitably will in practice. We see that
deviations of up to 10% in either T or r give rise to a
P0/Pin of only one or two percent, making the design
robust against minor fabrication errors.
We turn now to the first order beams, which (to-
gether with the incident beam) are responsible for mak-
ing the MOT. The plots in Fig. 4(b) (for chip A) and
Fig. 4(c) (for chip B) show the power P1 in the m = +1
order (normalised to Pin) when the grating depth T and
duty factor r are varied. We see that this power is close
to a maximum when the retro-reflected power is zero,
but can be increased a little by reducing r slightly below
0.5. This has the effect of making rd and S more nearly
equal, which improves the contrast of the grating. A lit-
tle is also gained by reducing T/λ, so that the width S
of the lower surface is increased. As with the minimum
of P0, this maximum of P1 is sufficiently forgiving that
we are not troubled by minor fabrication errors.
The MOT works because the scattering force in the
presence of a magnetic field depends on the polarisa-
tion of the light. For that reason, it would be ideal to
go beyond this simple scalar model of the diffraction to
consider polarisation. However, that theory is quite chal-
lenging and is beyond the scope of this article. Instead we
have relied on experiment to determine the polarisation
of the diffracted beam, as discussed further in section 4.
3 Fabrication
Chips A and B are produced by two different fabrication
methods, which we now describe.
3.1 Chip A: Photo-lithography using silicon substrate
Chip A, shown in Fig. 2a, is a 32 mm square of sili-
con in which three 8 mm-square lamellar gratings are
etched by photolithography. This is then covered with
gold to achieve the desired high reflectivity at 780 nm.
We choose a grating period of 1.2µm, which is close to
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Fig. 5 (a) Scanning electron microscope images of chip A.
(a) A deep trench calibrates the etching rate prior to the main
fabrication and shows a profile close to that of our model,
illustrated in Fig. 3. (b) The final chip after etching to a
depth of T ∼ 195 nm and coating with 200 nm of gold. This
brings the duty factor r close to 1
2
.
the minimum that can be reliably made by this method.
Although we aim for a duty factor of r = 12 , the bottom
face is designed to be 700 nm wide, anticipating that r
will move towards 12 after the gold is added.
To begin, we make a reticle by direct ebeam writing
on chromium-coated quartz. This is a 5× magnified ver-
sion of one square grating. A 〈100〉-orientated 150 mm-
diameter silicon wafer is then coated with SPR660 pho-
toresist to a thickness of 0.8µm and exposed to de-
magnified images of the reticle, using light of 365 nm
wavelength. A stepper motor manoeuvres the reticle to
each grating position in turn, to produce an image of 12
chips - 32 gratings in total - on the wafer. The resist is
then developed, and the exposed silicon is removed by re-
active ion etching using an inductively-coupled SF6/C4F8
plasma. With a typical etch rate of ∼ 5 nm/s, this forms
a grating of the desired depth - λ/4 = 195 nm - in under
1 minute. The wafer is then stripped of the remaining
resist by plasma ashing, before cleaning with a piranha
solution to remove any remaining organic contaminants.
Figure 5(a) shows a scanning electron microscope image
of a deep grating that was made to calibrate the etch
rate. One can see in this image the high quality of the
profile and the few-nm accuracy of the widths produced.
In order to give the gratings a high reflectivity, we
apply a 5 nm-thick adhesion layer of chromium (by dc
sputtering) followed by 200 nm-thick layer of gold (by
rf sputtering). The finished grating is shown in Fig. 5b.
From this and similar scans we measure a final depth of
T = 207(5) nm, a period of d = 1.19(1)µm and a duty
factor of r = 0.51(5) , the latter being due in part to
some systematic variation across the chip.
3.2 Chip B: Electron-beam lithography using silicon
substrate
Chip B is a 22 mm square of silicon, coated with alu-
minium, in which a grating is etched by electron beam
lithography. The grating consists of nested triangles, as
shown magnified in Fig. 2b, that continue outward to fill
a 20 mm square. The lamellar surface profile is designed
to have a depth of 195 nm, a period of 1.5µm, and a duty
factor of 12 . Unlike the photolithography used for chip
A, the e-beam fabrication used here is not at all chal-
lenged by the resolution we require. However, the large
size of the pattern over all does present a challenge.
A 〈100〉-orientated 100 mm-diameter silicon wafer is
coated with ZEP520A e-beam resist to a thickness of
350 nm, which is then patterned using a high speed e-
beam writer (Vistec VB6 with 50MHz scan speed). With
11 chips, covering a total area of 44 cm2, this takes 25 hrs
of continuous writing. Particular care is needed to ensure
the electron beam direction does not drift over this time,
thereby introducing phase variations across individual
gratings. The wafer is then etched and cleaned in the
same way as chip A. The scanning electron microscope
image in Fig. 6(a) shows the centre of the etched grating
and illustrates the high quality of the fabrication.
After evaporating 100 nm of aluminium, the grat-
ing is imaged again, as shown in Fig. 6(b). From this
and similar scans we measure the final parameters T =
190(5) nm, d = 1.48(1)µm and r =0.46(5).
4 Measurement of optical properties
The reflectivity of each chip was determined by mea-
suring the power in a 780 nm laser beam reflected from
a flat, un-etched area, and comparing this with the in-
cident power. We found ρ = 0.972(6) for chip A and
ρ = 0.822(6) for chip B.
In order to measure the diffracted power ratio Pm/Pin,
a few-milliwatt laser beam of 780 nm wavelength was
spatially filtered using a single-mode fibre, then colli-
mated to form a beam of approximately 1 mm full-width-
half-maximum. This was sent through a polarising beam
splitter, then circularly polarised by a quarter-wave plate,
as it would be to make a MOT. Roughly 1 m from the
wave plate, the light was retro-reflected from a flat area
of the chip and sent back through the wave plate and
beam splitter. The circular polarisation of the incident
light was optimised by adjusting the angle of the quarter-
wave plate to extinguish the light returning through the
beam splitter. Next, a translation stage moved the chip
so that the light was incident on a grating, and a power
meter then recorded the incident power Pin and the
power P1 diffracted into first order.
Fig. 6 Scanning electron microscope images of chip B. (a)
The centre of chip B, etched to a depth of 195 nm, before
coating. The triangles are equilateral, but distorted by the
angle of view. (b) After coating with aluminium.
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We measured each of the three gratings on chip A,
with the results P1/Pin = 0.326(2), 0.323(2) 0.386(2).
These are to be compared with the power ratio given by
Eq. (4) after inserting the measured grating dimensions
and reflectivity. That gives 0.340
+(21)
−(36), in good agree-
ment with the measurements. The small variation in
both theory and experiment is due predominantly to
the variation of r. This translates into a variation of
the diffracted power because chip A, having r = 0.51(5),
operates on the high-r side of the maximum plotted in
Fig. (4)(b), where the derivative with respect to r is not
zero.
Measurements on the three gratings of chip B gave
P1/Pin = 0.381(2), 0.381(2) 0.380(2), showing a good
level of reproducibility. This is due in part to better uni-
formity of the e-beam lithography, but also, chip B op-
erates with r = 0.46(5), which is very close to the max-
imum of the plot in Fig. (4)(c), where P1 is insensitive
to variation of r. The power ratio given by Eq. (4) for
chip B is 0.328
+(2)
−(9). While this is qualitatively similar to
the measured fraction, it does not agree within the mea-
surement uncertainty and we cannot find any plausible
adjustment of parameters that might bring them into
agreement. We are forced to conclude that our diffrac-
tion theory is not able to predict the diffracted power
with this high level of accuracy, and suspect that the
limitation is due to our use of the effective width S, de-
fined by ray optics and therefore not strictly justified. In
the case of chip B, the zeroth order beam passes through
the MOT, so it is important with this chip to have a low
P0. In order to measure this, we rotated the chip by
approximately 5 mrad to separate the m = 0 diffracted
beam from the incident beam. This measurement gave
P0 = 0.005(1), in good agreement with 0.007
+(20)
−(7) from
Eq. (4).
Because magneto-optical trapping is compromised by
the wrong sense of circular polarisation, we looked for
this in the first-order diffracted beams using a second
combination of quarter-wave plate and polarising beam
splitter, adjusted to project the state of the beam onto
the basis of left- and right-handed polarisations. Pho-
todetectors at the two beam splitter outputs measured
the powers PL and PR in each circular polarisation. The
fraction of power in the desired polarisation from the
three gratings on Chip A was 88%, 90% and 98%, and we
note that better polarisation coincided in each case with
higher power. On chip B we measured 97%, 98% and
99%. This high degree of polarisation is more than ade-
quate to make a strong MOT with either chip [1]. Indeed,
although we do not have any calculation for comparison,
it seems surprisingly high given the obvious anisotropy
of the surface and of the diffraction geometry. We note
that the variation in polarisation is greater across chip
A than chip B, and again, we ascribe this to the two
different methods of fabrication.
5 Summary and conclusions
Optical reflection gratings fabricated on an atom chip
offer a simple way to build a large, robust, integrated
magneto-optical trap (MOT) for atoms [1]. In this paper
we have discussed the main design considerations, and
have described how suitable chips can be fabricated us-
ing two methods: optical lithography and e-beam lithog-
raphy. Using scalar Fraunhofer diffraction theory and an
idealised model of the lamellar profile, we have provided
an account of the expected MOT beam intensities. This
theory agrees well with experiment down to the level of
a few percent of the incident power, but not with the
higher-precision measurements made on the aluminium-
coated chip B. We have shown that it is possible to sup-
press the back-reflection, while at the same time diffract-
ing a large fraction of the power into the two first-order
beams. The power in these beams depends on the choice
of period d, duty factor r and depth T of the grating.
These parameters vary a little over the optically fabri-
cated chip A, and rather less over the e-beam fabricated
chip B. In either case, we show how to minimise the ef-
fect of inhomogeneity on the diffracted beam intensity
by operating at the intensity maximum with respect to
r and T . We also find that the circular polarisation of
the light is surprisingly well preserved after diffraction
into the first-order beams.
The design principles and theoretical model devel-
oped here make this new method accessible to anyone
who may wish to incorporate such an integrated trap
into an atom chip. We anticipate that this approach will
facilitate future quantum technologies using cold and
ultra-cold atoms [22].
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